TOPLEVEL = AXI4AIA
VERILOG_SOURCES = $(addprefix $(realpath ../../gen_axi)/, $(shell cat ../../gen_axi/filelist.f))
SIM_BUILD = ../sim_build_axi
include ../Makefile.common
